On evaluating competing bridge fault models for CMOS ICs

نویسندگان

  • Brian Chess
  • Carl Roth
  • Tracy Larrabee
چکیده

We compare the accuracy, speed and applicability to test generation of existing bridge fault modeling solutions. We identify some previously undiscussed anomalous circuit behaviors, and describe the extent to which they a ect bridge fault simulation and testing. Finally, we present a system for evaluating bridge fault models in a test generation environment, and we present an experiment that provides an assessment of how defect coverage can be a ected by a generating and checking model.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Test Pattern Generation for Realistic Bridge Faults in CMOS ICs

abstract Two approaches have been used to balance the cost of generating eeective tests for ICs and the need to increase the ICs' quality level. The rst approach favors using high-level fault models to reduce test generation costs at the expense of test quality, and the second approach favors the use of low-level, technology-speciic fault models to increase defect coverage but lead to unaccepta...

متن کامل

Generating Test Patterns for Bridge Faults in CMOS ICs

We describe a system for generating accurate tests for bridge faults (with or without feedback) in CMOS ICs. We present the Test Guarantee Theorem, which allows for accurate test generation for feedback bridge faults via topological analysis of the feedbackin uenced region of the faulted circuit (without the need for any post-test veri cation or explicit examination of inversion parity). We des...

متن کامل

Evolutionary QCA Fault-Tolerant Reversible Full Adder

Today, the use of CMOS technology for the manufacture of electronic ICs has faced many limitations. Many alternatives to CMOS technology are offered and made every day. Quantum-dot cellular automata (QCA) is one of the most widely used. QCA gates and circuits have many advantages including small size, low power consumption and high speed. On the other hand, using special digital gates called re...

متن کامل

Defect Classes - An Overdue Paradigm for CMOS IC

The IC test industry has struggled .for more than 30 years to establish a test approach that would guarantee a low defect level to the customer. We propose a comprehensive strategy for testing CMOS ICs that uses defect classes based on measured defect electrilxd properti'es. Defect classes differ from traditional fault models. Our defect class approach requires that the test strategy match the ...

متن کامل

Logic Testing of Bridging Faults in CMOS Integrated Circuits

We describe a system for simulating and generating accurate tests for bridging faults in CMOS ICs. After introducing the Primitive Bridge Function, a characteristic function describing the behavior of a bridging fault, we present the Test Guarantee Theorem, which allows for accurate test generation for feedback bridging faults via topological analysis of the feedback-innuenced region of the fau...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1994